Capacitance-voltage ͓C͑V͔͒ measurements of metal-insulator-semiconductor-heterostructure capacitors are used to investigate the interface between silicon nitride passivation and AlGaN/AlN/ GaN heterostructure material. AlGaN/AlN/GaN samples having different silicon nitride passivating layers, deposited using three different deposition techniques, are evaluated. Different interface state distributions result in large differences in the C͑V͒ characteristics. A method to extract fixed charge as well as traps from the C͑V͒ characteristics is presented. Rough estimates of the emission time constants of the traps can be extracted by careful analysis of the C͑V͒ characteristics. The fixed charge is positive for all samples, with a density varying between 1.3ϫ 10 12 and 7.1ϫ 10 12 cm −2 . For the traps, the peak density of interface states is varying between 16ϫ 10 12 and 31 ϫ 10 12 cm −2 eV −1 for the three samples. It is concluded that, of the deposition methods investigated in this report, the low pressure chemical vapor deposited silicon nitride passivation shows the most promising results with regards to low densities of interface states.
I. INTRODUCTION
Heterostructure surface passivation plays a crucial role in the GaN-based heterostructure field effect transistor ͑HFET͒ technology. The passivation has been shown to be necessary to reduce the influence of dispersion. 1 In this report capacitance-voltage ͓C͑V͔͒ measurements of metalinsulator-semiconductor-heterostructure ͑MISH͒ capacitors are utilized to characterize the interface between the heterostructure and the passivation layer.
A number of C͑V͒ characterization techniques have been used for decades to investigate the oxide/silicon interface in silicon based metal oxide semiconductor structures. 2 C͑V͒ analysis of metal-insulator-semiconductor ͑MIS͒ capacitors based on GaN and AlGaN have also been reported. [3] [4] [5] However it is more relevant to investigate MISH capacitors since they resemble the actual heterostructure used in HFETs. Chen et al. 6 investigate GaN-based MIS and MISH structures deposited with a SiO 2 passivation. Liu et al. 7 measure C͑V͒ characteristics of a HfO 2 passivated AlGaN/GaN heterostructure. In a more recent report Miczek et al. 8 investigate MISH capacitors passivated with silicon nitride and Al 2 O 3 dielectrics. In their study the interface state density at the passivation interface was deduced from C͑V͒ in a bias region near depletion of the heterostructure. The investigation presented here is a more general study of the C͑V͒ behavior of MISH capacitors. It is demonstrated that it is possible to classify interface traps at the passivation interface in terms of their effect on the C͑V͒ characteristic. Furthermore, a method of extracting emission time constants and activation energies from the C͑V͒ characteristics is demonstrated.
Three silicon nitride passivation layers, deposited using different deposition techniques, are evaluated. The deposition techniques are: low pressure chemical vapor deposition ͑LPCVD͒, 9 reactive sputtering ͑RS͒, 10 and plasma enhanced chemical vapor deposition ͑PECVD͒.
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II. EXPERIMENT
A. The MISH-capacitor structure
The MISH-capacitor structure and a schematic drawing of the energy bands as a function of depth into the device is shown in Fig. 1 semiconductor by a silicon nitride passivation layer. The Ohmic contact is providing a low loss resistive contact to the two-dimensional electron gas ͑2DEG͒ that is formed below the interface between the AlN and GaN layer. The gate contact is a square contact with dimensions 230ϫ 230 m 2 . The heterostructure material is epitaxially grown on a 3 inch semi-insulating SiC wafer. The growth was performed in a horizontal hot-wall metal-organic chemical-vapor deposition reactor. 12 The reactor is designed to reduce vertical and horizontal temperature gradients in order to obtain a high cracking efficiency of precursor gases and a reduction in bowing of the substrates during growth. 13, 14 A high resistive buffer layer can be obtained by optimizing the V/III ratio during growth of the GaN buffer layer. Typical growth temperature was 1100°C ͑AlN growth͒ and 1000°C ͑GaN and AlGaN growth͒. 15 In this work an AlGaN/AlN/GaN heterostructure has been used. Inclusion of an AlN exclusion layer reduces the spreading of electrons into the barrier layer and results in higher electron mobility. 16 However, the method described in this paper is general and should be useful for characterization of interfaces between any heterostructure and a dielectric. After growth, an initial mercury-probe, C͑V͒ measurement is performed. This measurement is used to extract 2DEG sheet carrier density, n s , and the barrier layer thickness. For the material in this report the aluminum concentration in the barrier is 23% and the total barrier was measured to be 25 nm thick, out of which the exclusion layer is 2 nm.
In the discussion below the interface between the passivation and the barrier will be referred to as the passivation interface, while the interface between the barrier and the channel will be referred to as the channel interface.
B. MISH-capacitor fabrication
Fabrication starts with degreasing of the samples using acetone and isopropyl alcohol. The samples are then cleaned in RCA1 ͑H 2 O:NH 4 OH: H 2 O 2 ͒ and RCA2 ͑H 2 O:HCl:H 2 O 2 ͒ solutions, both heated to 70°C. Ohmic contacts are formed by deposition and rapid thermal annealing ͑RTA͒ of a Ti/Al/Ni/Au metal stack. A two-step RTA ͑30 s at 680°C and 30 s at 830°C in an N 2 atmosphere͒ of the samples results in a contact resistivity of r c = 0.3 ⍀ mm. Silicon nitride is deposited using three different deposition methods: LPCVD, RS, and PECVD. The three samples will be referred to as the LP, RS, and PE samples, respectively. The RS and PECVD nitrides are deposited after the RTA step. The LPCVD nitride has to be deposited before the Ohmic contact process in order to prevent metal contamination of the deposition furnace.
The LPCVD nitride is deposited in a tube furnace with the precursor gases H 2 SiCl 2 and NH 3 at a flow ratio of 1:6. The temperature and pressure during deposition are 770°C and 150 mTorr, respectively. The RS nitride is deposited by sputtering of a silicon target in a nitrogen ambient. The first RS process step is plasma cleaning of the surface ͑50 W in Ar ambient͒. During RS deposition the power is stepwise increased from 30 to 160 W, while the pressure is increased from 7 to 10 mTorr in two steps. 10 The PECVD nitride is deposited utilizing a dual frequency 11 ͑380 kHz and 13.56 MHz͒ plasma with SiH 4 ͑2%͒ and NH 3 gases at a flow ratio of 200:3. The deposition temperature was 300°C and the pressure was 250 mTorr. The passivation thicknesses were 52 nm, 63 nm, and 78 nm for the LP, RS, and PE nitrides, respectively. Silicon wafers have also been deposited with the same nitrides. Ellipsometer measurements on the these wafers show that the refractive indices of the nitrides where 2.01, 1.99, and 1.94 for the LP, RS, and PE nitrides, respectively, ͑ellipsometer wavelength was 632 nm͒.
An NF 3 based reactive ion etch is used to etch probe openings to the Ohmic contacts of the RS and PE samples. The same process is used to etch openings before deposition of Ohmic contacts on the LP sample. The gate electrodes are formed by electron beam evaporation of a Ni/Au bilayer.
C. Measurement procedure
C͑V͒ characteristics have been measured using an HP4284A LCR meter. The data is presented using the parallel capacitance-conductance ͑Cp-G͒ model. 17 The bias sweep rate is approximately 0.1 V/s and the frequency of the small signal sinusoidal voltage ͑hereafter referred to as the test signal͒ is varied between 1 and 100 kHz. The bias voltage V GO is first swept from a negative value to a value above 0 V ͑labeled as forward sweep͒ and then back to the starting bias ͑reverse sweep͒. Figure 2 presents the forward sweep C͑V͒ characteristic of the LP sample. Similar curves can also be found in other reports. 18, 19 The characteristic can be split into three intervals. The small MISH structure in each interval of the characteristic schematically presents the depletion region ͑dashed region͒ and electron distribution ͑minus signs͒ in the structure. Starting from negative V GO , the close to zero capacitance is due to depletion of the 2DEG channel under the gate metal. With increasing V GO , electrons start to accumulate at the channel interface, thus forming the 2DEG. The peak in conductance is an effect of a large displacement current associated with filling of the 2DEG. The 2DEG accumulation FIG. 2 . 100 kHz C ͑V͒ curves for the LP MISH-capacitor, the solid curve is the capacitance and the dashed curve is the conductance divided by the angular frequency, . The characteristic can be split into three intervals, the depletion region and electron distribution is schematically presented for each interval.
III. THEORY
A. Data interpretation
region has a constant capacitance designated the total capacitance ͑C tot ͒. The situation can be approximated with a parallel plate capacitor using the 2DEG and the gate metal for conductive surfaces, with a dielectric containing both the barrier and the passivation. 7 The voltage where the capacitance is half of C tot is arbitrarily chosen as the 2DEG accumulation voltage ͑V 2A ͒. V 2A is correlated with the pinch-off voltage of a MISHFET device. 7, 19 At gate biases higher than the barrier accumulation voltage ͑V BA ͒ electrons will start to transfer into the barrier of the heterostructure. V BA is arbitrarily chosen where there is a substantial increase in the slope of the capacitance curve. At a sufficiently large forward bias, electrons will start to accumulate at the passivation interface, at which stage a parallel plate capacitor with the capacitance of the passivation ͑C pass ͒ can be used as a model. The increase in conductance above V BA is due to a displacement current associated with the charge redistribution. Electrons are moving in the barrier from the Ohmic contact region to accumulate at the passivation interface. However there are also electrons tunneling through the exclusion layer. Both conduction processes are associated with a larger series resistance than that of the filling of the 2DEG. The series resistance will result in a larger deviation from the Cp-G model, which in turn can result in frequency dispersion. The conductance curve is presented to show that it is behaving in a physically intuitive way, which indicates that the Cp-G model is a reasonable approximation of the structure. The information provided by the conductance curve is not further used for analysis of the samples.
From inspection of the MISH structure it can be concluded that C tot is a series connection of C pass and the capacitance of the barrier layer, C barr
It should be mentioned that the capacitance values calculated using the parallel-plate capacitor formula should be higher than those measured, since electrons in the real structure are not all located at the interfaces. The electron distribution is in reality extending deeper into the semiconductor material, resulting in an effectively thicker dielectric medium.
B. Passivation interface states
The C͑V͒ characteristic is affected when states are introduced at the passivation interface. This work proposes that the passivation interface states are divided into two general categories, fixed charge and traps. The traps are then further classified according to their effect on the C͑V͒ characteristic.
An ideal MISH structure is used for setting absolute numbers on the densities of the interface states. The ideal structure is assumed to have a reference sheet density, n ref , at zero applied gate voltage. At positive gate bias, electrons of the ideal structure are starting to transfer to the barrier, i.e., V BA = 0 V. The implication is that: V 2A =−qn ref / C tot for the ideal structure. The reference sheet density is obtained by Hall measurement on a piece of material before annealing, a material characterization method using nonannealed Ohmic contacts 20 was used. The reference value was measured to be n ref = 9.7ϫ 10 12 cm −2 with a Hall mobility of 2170 cm 2 / V s, resulting in a sheet resistance of 297 ⍀ / sq.
Fixed positive ͑negative͒ charge at the passivation interface will shift the curve in negative ͑positive͒ voltage direction. The voltage shift compared to the ideal characteristic is equal to ⌬V =−qN fix C pass , where N fix is the number of fixed charges per unit area. Fixed charge at the passivation interface is extracted using Eq. ͑2͒
Traps have different emission and capture time constants. The trap carrier capture rate is determined by n c n with n and c n are the electron density at the trap location and the capture coefficient, respectively. Time constants, n , associated with electron emission of trapped electrons are described by Eq. ͑3͒
where e n is the electron emission rate, n is the electron capture cross-section, v th is the thermal velocity, N C is the effective density of states in the conduction band, k B is the Boltzmann constant, T is the absolute temperature, and E a is the activation energy of the trap. The trap can be said to be either slow or fast. Which group it belongs to depends on if the time associated with trap capture and emission is longer or shorter than the period of the test signal. The emission time is assumed to limit the capture-emission process since trap emission is normally much slower than trap capture. If the trap has an emission time constant longer than the period of the test signal, the trap is defined as slow. Electrons trapped by slow traps cannot respond to the test signal. Hence, the effect of the slow traps is detected when V BA is shifted compared to the ideal value. Traps of the slow type will be designated N slow and are extracted using Eq. ͑4͒
where V BA,lf is the barrier accumulation voltage for the lowest test signal frequency, which is 1 kHz in this investigation. The extraction of N slow relies on the assumption that electrons start to transfer to the barrier as soon as the channel 2DEG has an electron sheet density that exceeds n ref .
If n of the trap is smaller than the period of the test signal ͑a fast trap͒ it will have time to capture and emit electrons during one period of the test signal. Even though the trap is fast compared to a given test signal, it can be slow compared to higher frequency test signals. Hence, traps of this kind can be responsible for dispersion between C͑V͒ sweeps with different test signal frequencies. The trap will be designated N fdisp ͑frequency dispersion͒ and the trap density is extracted using Eq. ͑5͒
where V BA,hf is the barrier accumulation voltage for the highest test signal frequency, which is 100 kHz in this investigation. A trap with emission rate higher than the highest test signal frequency will not be detected during C͑V͒ measurements. Some traps are easily detected as hysteresis between forward and reverse sweep directions. Electrons that are captured during passivation accumulation will initially act like fixed negative charge by shifting the entire curve in the positive voltage direction, resulting in hysteresis in the region around V BA ͑⌬V BA ͒. During the continued reverse sweep some of the captured electrons will emit, the result is a shift of V 2A ͑⌬V 2A ͒ that is smaller than the shift of V BA . N hyst2A is the concentration of traps responsible for ⌬V 2A and N hystBA are the remainder of traps responsible for ⌬V BA . Equations ͑6͒ and ͑7͒ are used to extract the densities of these traps Table I presents a summary of approximate emission time constants for the traps. The time constants have also been converted to equivalent activation energies through Eq. ͑3͒. The calculation is performed using N C = 2.7ϫ 10 18 cm −3 , v th =2ϫ 10 7 cm/ s ͑both calculated using data from Vurgaftman et al. 22 ͒ and n =1ϫ 10 −16 cm 2 .
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The error margins of the stated emission time constants should be considered to be at least one order of magnitude. The limits for N fdisp traps are the inverses of the test signal frequencies. The lower limit of N slow traps is the inverse of the lowest test signal frequency. The upper limit of N slow traps is not well defined and overlaps the lower limit of N hystBA traps. The lower limit of N hystBA traps is related to the resolution of the sweep, each step in V GO is 0.25 V and the sweep rate is approximately 0.1 V/s, i.e., there is approximately 2.5 s between each measurement point. The upper limit of N hystBA traps is the sweep time of the gate bias, which is around 500 s. Traps with emission time constants longer than a week can, for all practical purposes be considered fixed charge, setting the upper limit of N hyst2A traps to around 10 6 s.
IV. RESULTS AND DISCUSSION
A. Experimental C"V… C͑V͒ measurements of MISH-capacitors from the three samples are shown in Figs. 3-5 . Figure 3 presents the complete C͑V͒ characteristic of the LP sample. There is some dispersion between sweeps with different test signal frequencies and there is a clear hysteresis between forward and reverse sweeps. Hence, the C͑V͒ characteristics indicates presence of N slow traps and that N hystBA and N hyst2A traps are being filled in the passivation accumulation interval. The V BA of the forward sweep is below 0 V indicating some fixed positive charge at the passivation interface. Figure 4 shows the C͑V͒ characteristics for the RS sample. The lack of passivation accumulation at forward bias is interpreted as a shift of V BA to a voltage higher than 10 V. The transient presented in the inset of Fig. 4 is the result of stepping the bias from V GO =10 V to V GO = −23 V. The capacitance recovers from the depletion capacitance to its stable value in about 5 s. This indicates emission of electrons from traps with time constants less than a few seconds. Current will start to leak through the passivation at V GO Ͼ 10 V, preventing extraction of a definitive value of V BA . Figure 5 presents the C͑V͒ characteristics for the PE sample. The large negative V 2A , compared to a reference MISH-capacitor with the same C tot , indicates a positive TABLE I. Estimation of room temperature and trap electron emission time constants. The activation energies have been calculated using Eq. ͑3͒. charge at the passivation interface. Hysteresis in both passivation accumulation and 2DEG accumulation intervals as well as frequency dispersion indicates a complete spectrum of interface traps for the PE sample.
B. Interface state extraction
From Figs. 3-5 it is seen that it is not possible to extract C pass directly from the passivation accumulation capacitance. There are several reasons for this: traps, increased series resistance associated with electrons transferring from the channel region to the barrier, and electrons accumulating at other positions in the MISH structure. C pass is necessary for extraction of all traps and the capacitance is, instead, calculated by rearranging Eq. ͑1͒. The calculated passivation capacitance ͑C pass,c ͒ is expressed as
C barr , the barrier layer capacitance, has been measured to approximately 320 nF/ cm 2 using both mercury probe measurements and measurements of Schottky diodes. Forward and reverse Schottky diode C͑V͒ characteristics, measured at 10 kHz, are presented in Fig. 6 . There is no hysteresis between forward and reverse sweeps, and there is no frequency dispersion of the capacitance in the 1-100 kHz frequency range.
The parameters introduced in Secs. III B and III A are extracted from the experimental data and are presented in Table II . Equations ͑2͒ and ͑4͒-͑7͒ are then used to extract the interface state densities ͑Table III͒. It can be seen in Fig. 3 that the passivation interface is more strongly accumulated for the LP sample than for the RS and PE samples. Differences in how strongly the passivation interfaces have been accumulated results in that the interfaces can only be compared in certain intervals. For comparison with the RS sample only the N slow value can be used. For comparison with the PE sample the values for N fdisp , N slow , and to some degree N hystBA can be used. Hence, the higher total trap density for the LP sample is probably due to a more complete picture of the state distribution for this sample. The risk of electrons being captured by traps inside the silicon nitride 23 also increases with stronger accumulation. A rough picture of the interface trap density, D it = N it / ⌬E, can be composed from the energy intervals presented in Table I and interface state densities ͑Table III͒.
The last row in Table IV presents the sum of all trap states divided by the investigated part of the band gap. These numbers can be used to compare the results in this report with other published results. The densities extracted in this report are substantially larger, one to two orders of magnitude, than some reported results for MIS 3, 4 and MISH 
V. DISCUSSION AND CONCLUSION
The surface passivation is an important step in the process of manufacturing GaN-based HFETs. In this paper a method to study the passivation interface using C͑V͒ measurements has been described. The same method can be used to characterize interfaces between dielectrics and other types of heterostructures.
The analysis in this paper is simplified in the sense that traps are only allowed to be located at the passivation interface. The assumption of identical capture cross-section is also a simplification that will affect extracted D it values ͑Table IV͒. At this stage the reported characterization method is most suited for comparing different passivations of the same heterostructure material.
From the discussion concerning the results in Table III it is concluded that where the nitrides are directly comparable, the LPCVD passivated sample has the lowest density of interface traps. When also considering the fixed charge the LPCVD sample is the sample that has the least amount of interface states.
Further experiments with manufacturing of HFET devices are required to investigate the effect of these traps on the operation of the HFET. It is not evident that the passivation showing the lowest amount of surface states is most suitable for transistor manufacturing. The gate contact of an HFET is a Schottky contact, with an electric field distribution that is different from that of the MISH capacitor. It is, however, intuitive to assume that a HFET having low interface state densities should offer more reliable and less dispersive operation, a property that is very favorable from application engineering perspective. 
